Abstract
Introduction
Three phase power system is operated with sinusoidal generated voltages equal in magnitude, and 120 • apart under ideal condition. In practice, the voltages at the distribution end and at PCC found to be unbalanced either in magnitude form or phase form or even both. Various reasons are explored for this unbalance.
A significant source of unbalance is the non-uniform distribution of single-phase loads which changes regularly in a random manner. Apart from this, unequal impedances of a transformer, open delta transformer operation and uneven transposition of transmission lines caused unbalance voltage. Modern power electronic converters, variable speed drives who penetrates harmonics in the system is also one of the reasons for unbalanced in the system. The majority of pieces of literature [1] , [2] , [3] , and [4] used energy storage based compensation techniques to compensate for the unbalanced condition mostly based on energy storage elements.
They supplied injected energy from energy storage elements [1] such as a battery, the capacitor through a bi-directional converter. This element has limited storage and thus limited to a short duration of compensation. Optimisation of energy storage requirement is studied in [3] using a cascading converter. Voltage compensation using a matrix converter and the flywheel as energy storage is proposed in [2] has put-forward constrained towards long duration voltage compensation. Two methodologies have introduced by [5] based on DVR to compensate voltage sag, swell, flicker and unbalance. It claims that the method is free from the energy storage element, but the operation during fault condition is unclear since the input voltage of DVR reduced to zero under the fault condition. The instantaneous symmetrical component theory was applied by [6] to propose control strategies for load compensation under UbSVC. The author has considered ideal compensator which provides no limitations towards magnitude and duration of compensation.
Unbalanced PCC voltage regulation scheme with positive and negative sequence control for the modular multilevel converter (MMC) was proposed in [7] for medium-voltage distribution static synchronous compensator (DSTATCOM). As the MMC uses many switches, control is convoluted. All these kinds of literature discussed were based on the downscale prototype model either on simulation level or experimental level. In reality, grid modelled as infinite source, thus compensating voltage unbalance in any form requires compensator of considerable size, which is not feasible economically, but in the case of MG, it is feasible to compensate UbSVC due to its limited generating capacity.
An MG is the cluster of DERs along with local load. Under the standalone mode of process, unbalance occurs due to an operation of local single phase load, single phase sources such as Photovoltaic (PV) and Fuel cell (FC). Intermittent operation of these sources also injects the harmonics at the PCC thus distorts the PCC voltage. Three phase balancing techniques have been proposed by [8] using PV surplus generation capacity. The author suggests a negative sequence current injection to suppress voltage unbalance in an MG. Due to the utilisation of surplus capacity, it puts limitations towards compensation of severe unbalance. Cooperative droop control has been proposed by [9] , and [10] to share evenly the unbalance current among the converters. Approach to compensate voltage unbalance in an MG through proper control of the DGs interface converter has been proposed by [11] . Negative sequence reactive power has applied to the generation of voltage unbalance compensation reference. Methodology found to be limited towards magnitude unbalance and undefined for harmonic presence. Positive-sequence, negative-sequence, and zerosequence voltage and current control schemes are proposed [12] in the frame for the Voltage Source Converter (VSC)-based distributed generation (DG) units in order to compensate for voltage unbalance in MG. An adaptive capacitive virtual scheme [13] has been proposed on a hierarchical control structure. The experimental results verified that the addition of virtual capacitances distorts the output voltage to reduce unbalanced voltage condition well below the permissible limit. The selective virtual impedance loop, the local voltage unbalance and harmonics compensation block, and the auxiliary selective compensation of PCC voltage characteristic harmonics in MG is used in [14] to compensate the unbalance condition. The particle swarm optimisation (PSO) algorithm has been suggested in [15] to optimise the PI controller coefficient for enhancement of voltage unbalance factor in MG but lacking towards a discussion on improvement during harmonic condition.
Accurate grid phase angle information is required to operate MG under grid connected mode of operation or the island form of operation. Even standalone mode of operation of the MG, need to track the phase angle of the major source. A PLL is a favourite tool used conventionally to monitor phase angle and frequency of the grid.
The unbalanced operation of grid or major source in standalone MG introduces errors in the PLL operation. This error in the PLL operation introduces deviation in grid synchronisation and power transfer from individual DER into MG. Under this condition, PV based MG which has a low short-circuit capacity, and the low X/R ratio may lead to the unstable operation of the MG [16] . This makes essential to mitigate UbSVC in a standalone MG. To the best of the author's knowledge limitations observed in the literature are as given below,
• Effect of PCC voltage unbalances on power injection by DER • The impact of unbalance on synchronisation of DER which may occur due to the error produced by a PLL Based on the shortcomings in the literature following contributions are addressed in this paper.
• The impact of unbalance on synchronisation of DER and power injection from DER is analysed.
• Dynamic phasor (DP) based approach is used first time to design a compensator which provides active compensation during harmonic presence.
• Positive sequence component based compensator is proposed which considers zero component of 0 transformation provides more accuracy in the compensation.
• The performance of the proposed compensator is validated in real-time simulation using Opal-RT and dSPACE simulators, where dSPACE mimics the compensator and Opal-RT as a plant.
This paper is structured as follows. Basic of unbalanced voltage is discussed in Section 2. Section 3 explains the analysis of voltage unbalance in the form of magnitude, and phase angle. Section 4 presents the two algorithms towards mitigation of UbSVC. The validation of both compensation techniques using simulation is described in Section 5. Section 6 focused on the comparison of proposed compensator with the literature. In Section 7, HIL validation for harmonic mitigation is illustrated with architecture and experimental results. Lastly, Section 8 states the conclusion and future scope for further advancement. 
Another definition expressed concern positive and negative sequence component as the ratio of negative sequence voltage to the positive sequence voltage, expressed in percentage as shown in (2) . It is termed as Voltage Unbalance Factor ( ) [18] , [19] , [20] 
where, + and − are the positive sequence and negative sequence [20] 
Analysis

Analysis of voltage unbalance in magnitude
Three phase balanced voltages are represented as three phases of equal in magnitude with 120 • phase difference as given in (3),
Let ' ', ' ', and ' ' be the unbalanced coefficients of magnitude for ' ', ' , and ' ' phase respectively thus phase voltages are given as in (4),
These unbalanced voltages are transformed into − form as given below in (5), .
Under balanced condition, = and = 0 thus compared with (5) and (6) indicates an error in magnitudes of and due to unbalance in the magnitude of voltages.
Analysis of voltage unbalance in phase angle
Let 1 , 2 , 3 be the small shift in the phase angle of phase , , and respectively and represented as in (7).
Voltages under phase unbalanced conditions are transformed into synchronously rotating frame as in (8), (9 
Equations (5), (6), (8) , and ( Controller with less bandwidth design makes the system unstable.
Impact of UbSVC on MG operation
MG is the cluster of DERs and energy storage systems with local load operated in a grid-connected mode and islanded mode of operation. During grid-connected mode MG operates in a current control mode injecting power into the grid. The grid itself acts as a stiff source maintains the voltage constant. MG operates in island mode only during grid disturbance or fault condition. During this period, it operates in a voltage control mode supplies just power to the local load. Standalone MG operates without any grid connectivity. During this state, DER behaves like grid connected MG at the micro level. MG with comparatively stiffest source operates under voltage control mode, whereas other minor sources inject the power works in the current control mode. Figure 4 shows the general architecture of standalone MG.
DG set is considered as the most reliable source compared to other DER, thus acts like comparatively stiff source maintains the MG voltage whereas another DER operates in a current control mode injects the power into MG. This structure is realised in a simplified form as shown in Figure 5 for analysis. It consists of two sources one shown as a DER 1 who operated in constant voltage mode and DER 2 operated in a current control mode assuming a master-slave configuration. DER 1 source is assumed as a Diesel Generator (DG). Due to limited short circuit capacity, DG set has a stability problem under unbalanced and harmonic environment. For controller is used as a PLL filter to nullify the error signal. PI controller produces a steady-state error for the input voltage with frequency. This steady-state error generates an error in tracking phase angle, thus delay the synchronisation. This effect is investigated by simulating a three-phase fault at PCC at 0.3 s and restored the system at 0.7 s. As shown in Figure 8 , magnitude unbalance produced a delay in reclosing of switch compared to phase unbalance. This way it also affects the stability of the system which concludes that magnitude unbalance causes a severe effect on the power transfer and synchronisation of DER in standalone MG. 
Model
The proposed compensation technique is based on the schematic as shown in Figure 9 in which compensation is provided through a compensating transformer which is energised through a compensator to inject the voltage required to compensate unbalance. Compensator comprises of an inverter which is supplied from any DER like PV with excess capacity is utilised here for a compensation purpose thus, 
This positive sequence voltage and three phase unbalanced voltage is transformed into a rotating frame as given by (11) and (12) respectively. 
Subtracting (11) from (12) to get the error signal as shown in (13)
This error voltage is transformed into three-phase abc as given in (14)
Thus, a voltage to be implanted is generated through a single phase inverter is given as (15) where ' ' is the modulation index and is the input voltage of the inverter.
Three single phase inverter gives the independent control of compensation. This injected voltage acts as a primary voltage of the compensating transformer.
= .
Dynamic phasor based compensater
Dynamic phasor approach
Any complex time domain waveform ( ) is approximated in the interval of ( − , )
with a Fourier series representation as given by (16) where, = 2 , is the length of moving window and ( ) is the ℎ time-varying coefficient in complex form and termed as "Dynamic Phasor". It is defined as,
The selected set of DPs, or with, defines the approximation accuracy of the waveform such that ∈ . For example, for DC variables and signals the index set only includes the component = 0, and for purely sinusoidal waveforms with the window length equal to one period gives = 1. The waveforms with fundamental and higher harmonics, for example, the 3rd harmonic, [24] the index set can be chosen at = {1, 3}. The addition of more DP index increases the accuracy of the waveform, but reduces the speed of simulation as it increases the complexity of the modelling. It was introduced by [25] and claims that the method is more powerful compared to generalized averaging during small ripple conditions. The author has applied the technique to the series resonant converter and switched mode DC-DC converters. A novel approach has described in [26] to the dynamical modelling of asymmetries in electric machines and polyphase like one with unbalanced supply voltages. Author remarked that dynamic phasors had provided accurate descriptions of transients. The DP modelling technique [24] has been applied to multi-source, multi-frequency systems. The author also proposed a model of varying frequency system and claimed that DP concept is used in almost all types of electric power systems. DP modelling of single-phase inverter is used to analyse [27] the performance of single-phase inverter. Literature interprets that DP modelling is useful for analysing complex network with interconnected devices that operate with a nominal frequency but operate with multiple internal frequencies.
In the 0 reference frame, underbalanced steady-state operation, the electrical quantities have constant values. If the power system is in balanced, the steady-state current contains only the positive sequence component, which is time independent and constant. For balanced operation, the frequency content of the transients will be centred around DC [28] , which leads to faster simulation times under balanced conditions, as the variety of variables in the 0 reference frame are much slower than the original variables in the three-phase reference frame or even constant at steady-state. The 0 transformation is a single reference frame transformation as the reference frame rotates with system frequency. Therefore, the simulations in the 0 reference frame will be efficient around system frequency, which is the case in balanced, symmetrical systems, but if there are unbalanced conditions in the system or other harmonics, this efficiency can decrease drastically. During unbalanced operation due to the presence of negative sequence and zero sequence component, 0 transformation produces a signal which is not stationary but having frequency components along with the stationary signal. This presence double frequency component decreases the speed of simulation. These harmonics with 2 , and during unbalanced condition are inherent to the 0 representation of symmetrical components.
The DP concept is an extension of the frequency-shift phasor in which instead of shifting spectrum by − 0 [24] , the DP concept is to shift all the band-limited components about 0 by − 0 . This results in all harmonics based band components as shown Figure 11 . This property allows the DP to handle power system with harmonics more effectively. The DP model represents the system state by a Fourier series expansion over a moving time window. It is based on the generalized averaging technique which uses more terms in the Fourier series to represent more details on the model, thus represent a more accurate model [29] . It has several advantages such as: 4. DP provides a platform for power electronic converters to develop a more simplified mathematical form of a model by transforming the switched system into a continuous system. DP generator is proposed in [29] to transform any AC variable into a dynamic phasor variable as shown in Figure 12 represents the (16) in which be the time interval of a sliding time window of the integral. DP generator is used for extracting DP variable when is a function of time. If the model is fully developed in DP then this DP generator is not required. In our topology, we use the DP calculator to convert stationary signals for providing a control signal to the compensator which injects necessary voltage for compensation. As shown in Figure 13 DP based compensator Figure 12 . DP generator [29] . consists of DP generator corresponding to as many harmonic orders as a need to eliminate. Selection of higher indices increases the complexity of the system. In our DP formation we used = {1, 3, 5, 7} for better accuracy of the distorted waveform. 
Results
Simulation of a network under an UbSVC with harmonic content is carried out in MATLAB/Simulink to analyse the effectiveness of both proposed algorithms, as shown in Figure 9 with parameters, as given in Table 1 . The validation of both the proposed compensator is performed with 80%, 85% and 115% of the rated three phase voltage magnitude having as shown in Figure 14 . Voltage Unbalanced Factor (% ) of the PCC voltage is observed as 12%.
PSC based compensation
The compensated load voltage along by PSC based compensation is as shown in 
DP based compensation
Load voltage after compensation is as shown in Figure 16a 
Discussion
The effectiveness of both the compensator is analysed on the basis of Voltage Unbalance Factor (% ) with the methodologies proposed in the literature. All the methods summarised above have a common limitation about the lacking in harmonic mitigation. Even in case of balanced rated voltage condition with the harmonic presence, they will not be effective. All the methodologies illustrated in the literature were found to be potent towards the restitution of unbalanced condition as they reduced the unbalanced condition, well below the required standards as discussed in Table 2 . However, the loading of converters also affect the effectiveness, but not considered here to maintain simplicity in comparison. 
Experimental
The effectiveness of the proposed compensator is validated by running the MG model on Opal-RT and compensator on dSPACE.
Real time hardware-in-loop implementation
The proposed system is realised based on the RT-LAB environment of Opal-RT, using RT toolbox and dSPACE environment in MATLAB/Simulink. The detailed architecture of the HIL system [32] used to corroborate the PSC based compensator and DP based compensator is depicted in Figure 17 . On HIL platforms, the plant (refer Figure 9 ) was deployed in Opal-RT module OP4500 and compensator was in dSPACE DS1104. The RT-LAB simulator has two 3.33-GHz cores dedicated for 
Hardware-in-loop experimental results
The 
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This enhancement more precisely potent in the case of DP based compensation due to larger step size sampling in real time environment. 
Conclusions
Impact of UbSVC on the operation of standalone MG is analysed in this paper.
A mathematical expression is derived to represent the error in PLL operation.
Simulation of PLL operation is carried out as a phase and the magnitude unbalanced condition which validated that deviation is produced component causes anomaly in PLL operation. This error also causes a deviation in the synchronizing of DER with the major source. It was observed that it also reduces the power transferred from the DER. PSC based and DP based Compensator is proposed to mitigate this problem. Simulation concluded that 46% enhancement in power transferred from DER is observed in the case of PSC based compensation in comparison to 44% in the case of DP based compensation along with load voltage compensation.
The effectiveness of both the compensator observed in terms of % as 0.1% and 0.15% respectively from 12%. The effectiveness of both compensator towards harmonic mitigation is validated through experimental results exhibit validated the performance of the proposed compensator to mitigate the harmonics. It is endorsed in the HIL structure using Opal-RT and dSPACE. Both the compensator results are in close vicinity to each other and well below the required permissible limit.
